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1 Introduction
The current focus of NASA's space flight programs reflects a new thrust towards smaller,
less costly and more frequent space missions, when compared to missions such as Galileo,
Magellan, or Cassini. Recently, the concept of a microspacecrafthas been proposed, whereby
a small, compact spacecraft that weighs tens of kilograms performs focused scientific objec-
tives such as imaging. Similarly, a Mars Lander micro-rover project is under study that will
allow miniature robots weighing less than seven kilograms to explore the Martian surface.
To bring the microspacecraft and microrover ideas into fruition one will have to leverage
compact 3D MCM technologies. Low energy CMOS will become increasingly important be-
cause of the thermodynamic considerations in cooling compact 3D MCM implementations
and also from considerations of the power budget for space applications. In this paper, we
show how the operating voltage is related to the threshold voltage of the CMOS transistors
for accomplishing a task in VLSI with minimal energy. We also derive expressions for the
noise margins at the optimal operating point. We then look at a low voltage CMOS (LVC-
MOS) technology developed at Stanford University which improves the power consumption
over conventional CMOS by a couple of orders of magnitude and consider the suitability of
the technology for space applications by characterizing its SEU immunity.
2 MOS Transistor Model
A MOS transistor has three regions of operation where the behavior is described by the
following equations [1]:
if Vgs < Vt
if 0 < Vds < Vgs - Vt
if 0 < Vgs - Vt < Vda
where
Ida = drain current
Vg3 = gate-source voltage
Vds = drain-source voltage
Vt = threshold voltage
VT = thermal voltage
n = a process parameter between 1.2 and 1.4
ft = transistor gain factor
1
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Figure 1: Gate capacitance charge/discharge
Note that the leakage current (/<>//) through a transistor when the gate voltage is zero
(Vg3 = 0) is given by:
where /o = /3nV^. Thus the lower the threshold voltage (Vt), the higher the leakage current.
3 Gate Switching Time
Consider a complementary CMOS gate driving the gate of another transistor. The gate
capacitance of the driven transistor will be charged or discharged by the driving gate. The
charge needed to charge or discharge the gate capacitance is given by:
Q = CV
where C is the gate capacitance and V is the voltage swing at the gate (usually the operating
voltage unless we are using differential mode logic). Let the time required to switch the gate
capacitance be denoted by tp. The charge Q is then given by:
Q = (Ion — Iojf}tp
where /„, is the saturation current through the ON device and /<,// is the leakage current
through the OFF device. We thus have the following expression for the gate switching time:
tp =
The charging/discharging of the gate capacitance by the ON/OFF currents is shown in
Figure 1. We are now in a position to consider the energy required for VLSI computation.
4 VLSI Task Energy
The energy needed to accomplish a given task in VLSI is equal to the sum of the AC energy
and the DC energy. The AC energy is consumed during computation due to transistors
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switching state, while the DC energy is the energy that is dissipated due to leakage currents.
Let us assume that we can attain a speedup s(m) in a VLSI computation where m is the
number of transistors, and let tp denote the gate switching time of a transistor. The time
required to complete a task is then expressed as ktp/s(m) where k is some constant for the
task. The AC energy for the task is expressed as:
where / is the frequency of operation and a is the average fraction of transistors that switch
in a clock cycle. The DC energy for the task is given by:
Edc = mI0fjVktp/s(m)
Thus the total energy for the task is given by:
E = Eac + Edc
By using the expressions for tp and the leakage current 70//, it can be shown that:
km(afCV2
~
s(m)(P(V - V,)2 -
This is minimized when
=8V
which leads us to a cubic equation of the form:
c3V3 + c2V2 + Cl V + CQ = 0
where the coefficients are given by:
c3 =
c2 = -
Note that this means that the optimal supply voltage is dependent not only on the
threshold voltage but also on various other parameters like the frequency of operation, the
activity of the logic, the capacitance of the nodes, and the transistor geometry. However,
for sufficiently high threshold voltages where Vt ^ > nVr, the cubic equation reduces to the
following quadratic:
V2 - 4VtV + 3Vt2 = 0
whose solution is given by V = 3VJ. This result is independent of the activity and the
frequency of operation and suggests that the threshold voltage should be set to a third of
the supply voltage for optimal operation. We next show that the relative noise margins are
unaffected by the operating voltage.
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Figure 2: Regions of operation of an inverter
5 Noise Margins
The operation of a CMOS inverter can be divided into five regions [1]:
• Region A. In this region p-device is in the linear region while the the n-device is cut-off.
• Region B. In this region the p-device is in the linear region while the n-device is in
saturation.
• Region C. In this region both the n- and p-devices are in saturation.
• Region D. In this region the p-device is in saturation while the n-device is in the linear
region.
• Region E. In this region the p-device is cut-off and the n-device is in the linear mode.
The noise margins are defined to be:
NML = VIL - VOL
= VOH - VIH
where the voltages VIL and VIH are given by the unity gain points and the voltages VOL
VOH are 0 and VM for ideal inverters [1]. The relative noise margins are defined to be the
ratio of the noise margins to the operating voltage and are given by:
RNML =
NML
Vdd
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„„,, NMHRNMH = -^JL
Vdd
The unity gain points occur in regions B and D and are given by setting the derivative
dVo/dVi to -1. It can be shown that the output voltage in region B is given by [1]:
V0 = (V, - Vtp) + [(V/ - V;P)2 - 2(V/ - Vdd/2 - Vtp)Vdd - £(V, - V^)2]1/2Pp
Assuming /?„ = /3P and Vtn = — Vtp = ctVdd, we have by taking the derivative and setting it
to -1, the following expression for
VIL = v«(3 + 2a)
The noise margin NMi, is thus given by:
and the relative noise margin RNMi, is given by:
RNML = | + ia
Similarly, in region D, the expression for the output voltage is given by [1]:
V0 = (V, - Kn) - [(V/ - Vtn? - 4(y/ _ Vdd
Again, by taking the derivative and setting it to -1, we have:
VJH = ^Vdd(b - 2a)
The noise margin NMjf is thus given by:
and the relative noise margin RNMjj is given by:
RNMH = l+\<*
Thus at the optimal operating point for minimal VLSI energy, the relative noise margins
would be given by:
RNML = RNMH = 11/24
Note that this depends on several assumptions of which the most important ones are:
• The absolute values of the threshold voltages are equal.
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• The ft values of the n- and p-devices are equal.
• The supply and threshold voltages are such that all devices are capabale of operating
in all 3 regions of operation (subthreshold, linear and saturation) and that the inverter
characteristic shows 5 regions of operation as outlined above.
The reason for considering relative noise margins as opposed to noise margins is because
the noise on the chip will scale down as the supply voltage is scaled down. Note that the
relative noise margins for any computation at the minimal VLSI energy are independent of
the supply voltage and this appears very encouraging since it allows us to scale the supply
voltage as much as possible. We now show the operating characteristics of a low voltage
CMOS technology that can be operated with a wide range of operating voltages.
6 Stanford LVCMOS
Low voltage CMOS devices built at Stanford University allow chips to be operated with
supply voltages of several hundreds of millivolts to 5V. The devices are manufactured such
that the zero-bias threshold voltage of the n- and p-devices is almost zero [2]. The bulk bias
is then adjusted to set the threshold voltage to the appropriate value. The substrate of the
p-devices is tied to a voltage Vpi, = Yu + ^5 where Vjj is the extra bulk-bias voltage while
the substrate of the n-devices is tied to a voltage Vn\, = — Vjj. One disadvantage of this
technology is that three voltages (Vdd, V^,, Vnb) need to be routed on the chip besides the
ground. The routing of four voltage levels may adversely affect the integration density of the
devices. We are looking into the effect of the 4 rails on the integration density as opposed to
the dual rail design in conventional CMOS. Figures 4-10 show some of the characterizations
that have been done for this technology. One can. see that the devices fail to saturate when
operated at a supply voltage of lOOmV with no extra bulk bias. However, the devices can
be made to saturate at the same supply voltage by an extra bulk-bias of 0.5V. Increasing
the extra bulk-bias decreases the saturation current through the devices since it increases
the absolute value of the threshold voltage. This also makes the devices slower as shown by
the inverter propagation delays in Tables 1 and 2. Tables 1 and 2 show the relative noise
margins and inverter propagation delays for the LVCMOS technology at operating voltages
of lOOmV and 500mV respectively. The tables show that the inverter propagation delays
for an operating voltage of 500mV degrade very gracefully with increasing bulk-bias but the
propagation delays for an operating voltage of lOOmV degrade very badly with increasing
bulk-bias. Also, since the devices do not saturate at an operating voltage of lOOmV without
a significant amount of extra bulk-bias, it means that the devices cannot be operated at
lOOmV except for really slow applications. The inverter propagation delay degradation
is less with increasing Vj,6 for higher operating voltages. For a 5V operating voltage, the
inverter propagation delay remains virtually constant at O.llns. Figures 11-13 show the
inverter characteristics for an inverter in this technology for three different supply voltages.
For a low energy operation, one would choose an operating voltage of 500m V and set the
threshold voltage to be a third of the operating voltage by adjusting the back-bias to achieve
optimal operation. We next consider the SEU immunity of this technology.
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VU(V)
0
0.5
1.0
2.0 ,
RNML
0.00
0.35
0.30
0.25
RNMH
0.55
0.54
0.60
0.64
tinv(ns)
2
8
680
5840
Table 1: Relative noise margins and inverter propagation delays at lOOmV
VU(V)
0
0.5
1.0
2.0
RNML
0.20
0.26
0.38
0.44
RNMH
0.60
0.58
0.48
0.48
tinv(ns)
0.34
0.41
0.53
1.00
Table 2: Relative noise margins and inverter propagation delays at SOOmV
7 SEU Immunity of LVCMOS
We now characterize the SEU immunity of the LVCMOS technology by looking at the critical
charge needed to cause an SRAM cell upset. Figure 3 shows the SPICE model used for the
SEU immunity study. The particle strike is modeled by a pulsed current source with a
triangular pulse having a 1:9 riserfall shape. The pulse height is adjusted using a binary
search to determine the critical charge at which the cell is just upset [3]. The critical charge
for the upset (Qc) is given by the area under the current pulse. Simulations were performed
for an operating voltage of 500mV for different bias voltages. Simulations show that the
critical charge is quite independent of the pulse width for pulse widths below SOOps. [The
typical alpha particle pulse width is 200ps]. Table 3 shows the critical charge for various
pulse widths and bias voltages for an operating voltage of SOOmV.
The results show that this technology is much more prone to SEUs when operated at
SOOmV because the critical charge is much smaller than conventional CMOS. However, the
advantge of this technology is that the devices can be operated at higher operating voltages
Vbb(V)
0
0.5
1.0
2.0
20ps
42fC
41fC
38fC
33fC
200ps
42fC
41fC
39fC
35fC
2ns
49fC
47fC
45fC
42fC
Table 3: Critical charge for various pulse widths at SOOmV
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Figure 3: SRAM SEU model
VM(V)
0.5
1.0
2.0
5.0
Qc
42fC
95fC
160fC
420fC
Table 4: Critical charge for various operating voltages
to ensure better SEU immunity. Table 4 shows the SEU immunity of the devices at V^ = 0V
for various operating voltages when the SEU particle strike is modeled by a pulse of 200ps
width. We see that the SEU immunity of the technology for an operating voltage of 5V
is quite comparable to that of rad-hard CMOS. To achieve low energy operation, we can
allow two different operating voltages for the chips. The chips will operate at a low voltage
(say 500mV) in a clean environment and a higher voltage (say 5V) in a radiation intensive
environment to ensure better SEU immunity. One can envision a system designed with a
radiation detector that switches the operating voltage from SOOmV to 5V when it encounters
radiation and switches back to low voltage operation when the environment becomes clean
again.
8 Conclusions
In this paper, we have presented the analysis for optimal supply voltage for achieving a
task in VLSI with minimal energy. We also showed that the relative noise margins are
independent of the operating voltage. We then showed some characteristics of the Stanford
LVCMOS technology and showed how the logic speed depends on the operating voltage in
this technology. The threshold voltage in this technology is adjusted by setting the back-
bias appropriately. For optimal energy operation, the threshold voltage would have to be
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Figure 4: VI characteristic for Ht = 0V and lOOmV operating voltage
set to a third of the operating voltage. We also characterized the critical charge for SEUs in
this technology and showed it to be significantly less than conventional technology when the
operating voltage was 500m V but comparable to rad-hard technology when the operating
voltage is 5V. The benefit of the LVCMOS technology is that the supply voltage and the
threshold voltage can both be changed and designed for more SEU tolerance. We propose
the design of systems with two operating voltages - a lower operating voltage to achieve
low energy in a clean environment and a higher operating voltage to achieve SEU tolerance
in a radiation intensive environment. The results described in this paper represents work
currently in progress. We need to explore further the tradeoffs between the energy efficiency
and radiation tolerance by exploring not only the relationship between energy and SEU
immunity but also the effect of fault tolerant design on the energy efficiency.
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Figure 5: VI characteristic for Vjj, = 0.5V and lOOmV operating voltage
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Figure 6: VI characteristic for VH, = 0V and SOOmV operating voltage
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Figure 7: VI characteristic for Vu = 0.5V and 500m V operating voltage
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Figure 8: VI characteristic for VM = IV and 500mV operating voltage
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Figure 9: VI characteristic for Vu = 2V and 500mV operating voltage
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Figure 10: VI characteristic for Vbb = QV and 5V operating voltage
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Figure 11: Inverter characteristic for lOOmV operating voltage
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Figure 12: Inverter characteristic for 500mV operating voltage
Figure 13: Inverter characteristic for 5V operating voltage
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